









Buy



LMH6672

SNOS957H-APRIL 2001-REVISED AUGUST 2014

# LMH6672 Dual, High Output Current, High Speed Op Amp

#### 1 Features

## **High Output Drive**

- 19.2 V<sub>PP</sub> Differential Output Voltage,  $R_1 = 50 \Omega$
- 9.6 V<sub>PP</sub> Single-ended Output Voltage,  $R_1 = 25 \Omega$
- **High Output Current** 
  - $\pm 200 \text{ mA} @ \text{V}_{\text{O}} = 9 \text{V}_{\text{PP}}, \text{V}_{\text{S}} = 12 \text{ V}$

## Low Distortion

- 105 dB SFDR @ 100 kHz, V<sub>O</sub> = 8.4 V<sub>PP</sub>,  $R_1 = 25\Omega$
- 98 dB SFDR @ 1MHz,  $V_0 = 2 V_{PP}$ ,
- $R_L = 100 \Omega$
- High Speed
  - 90 MHz 3 dB Bandwidth (G = 2)
  - 135 V/µs Slew Rate
- Low Noise
  - 3.1 nV/VHz: Input Noise Voltage
  - 1.8 pA/VHz: Input Noise Current
- Low Supply Current: 7.2mA/amp
- Single-supply Operation: 5 V to 12 V
- Stable for Gain of +2V/V or Higher
- Available in 8-pin SOIC and SO PowerPAD (DDA)

# 2 Applications

- ADSL PCI Modem Cards
- xDSL External Modems
- Line Drivers

#### Description 3

The LMH6672 is a low cost, dual high speed op amp capable of driving signals to within 1 V of the power supply rails. It features the high output drive with low distortion required for the demanding application of a single supply xDSL line driver.

When connected as a differential output driver, the LMH6672 can drive a 50- $\Omega$  load to 16.8 V<sub>PP</sub> swing with only -98 dBc distortion, fully supporting the peak upstream power levels for upstream full-rate ADSL. The LMH6672 is fully specified for operation with 5-V and 12-V supplies. Ideal for PCI modem cards and xDSL modems.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)						
LMH6672	SOIC (8)	4.89 mm × 3.90 mm						

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Copyright © 2001–2014, Texas Instruments Incorporated

# Table of Contents

6.7

7

1	Fea	tures	1						
2	Арр	lications	1						
3	Des	cription	1						
4	Revision History 2								
5	Pin	Configuration and Functions	3						
6	Specifications								
	6.1	Absolute Maximum Ratings	4						
	6.2	Handling Ratings	4						
	6.3	Recommended Operating Conditions	4						
	6.4	Thermal Information	4						
	6.5	Electrical Characteristics	<mark>5</mark>						

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision G (March 2013) to Revision H

Changed data sheet flow and layout to conform with new TI standards. Added the following sections: Device Information Table, Application and Implementation; Device and Documentation Support; Mechanical, Packaging, and Ordering Information ...... 1 Added "Stable for Gain of +2V/V or Higher" in Features ...... 1 Changed from "Junction Temperature Range" to "Operating Temperature Range" in Recommended Operating Changed curve label from 31 MHz to 13 MHz. Changed title from +5V to +5V/V in Figure 37..... 12 Changed "10V" to + "10V/V" in caption title for Figure 38...... 12 Changed from 41 mW to 17 mW...... 17 Added "from ambient"...... 17 

Changes from Revision F (March 2013) to Revision G							
•	Changed layout of National Data Sheet to TI format	. 17					

8	Power Supply Recommendations							
	8.1	Thermal Management	16					
9	Dev	ice and Documentation Support	18					
	9.1	Trademarks	18					
	9.2	Electrostatic Discharge Caution	18					
	9.3	Glossary	18					
10	Mechanical, Packaging, and Orderable							
	Info	rmation	18					

6.6 ±2.5V Electrical Characteristics ...... 6 Typical Performance Characteristics ...... 7

Detailed Description ..... 15

7.1 Functional Block Diagram ...... 15



www.ti.com

Page

Submit Documentation Feedback

2



# 5 Pin Configuration and Functions



### **Pin Functions**

PIN		1/0	DESCRIPTION			
NUMBER	NAME	1/0	DESCRIPTION			
1	OUT A	0	ChA Output			
2	-IN A	I	ChA Inverting Input			
3	+IN A	I	ChA Non-inverting Input			
4	V-	I	Negative Supply			
5	+IN B	I	ChB Non-inverting Input			
6	-IN B	I	ChB Inverting Input			
7	OUT B	0	ChB Output			
8	V <sup>+</sup>	I	Positive Supply			

# 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN MAX	UNIT		
V <sub>IN</sub> Differential		±1.2	V		
Output Short Circuit Duration	See <sup>(2)</sup>				
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )		13.2 V			
Voltage at Input/Output pins	age at Input/Output pins				
Junction Temperature		+150 <sup>(3)</sup>	°C		
Soldering Information	Infrared or Convection (20 sec)	235	°C		
	Wave Soldering (10 sec)	260	°C		

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Shorting the output to either supply or ground will exceed the absolute maximum  $T_J$  and can result in failure.

(3) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PC board.

## 6.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	orage temperature range			
V <sub>(ESD)</sub>	V <sub>(ESD)</sub> Electrostatic discharge <sup>(1)</sup>	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(2)</sup>	2	2000	V
(202)		Machine Model (MM)I <sup>(3)</sup>		200	

(1) Human body model, 1.5 k $\Omega$  in series with 100 pF. Machine model, 200  $\Omega$  in series with 100 pF.

(2) JEDEC document JEP155 states that 2000-V HBM allows safe manufacturing with a standard ESD control process.

(3) JEDEC document JEP157 states that 200-V MM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	±2.5	±6.5	V
Operating Temperature Range	-40	150	°C

## 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	SOIC Package D	SO PowerPAD Package DDA	UNIT	
		8 PINS	8 PINS		
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	172	58.6	°C/W	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics

Unless otherwise specified, all limits are ensured for G = +2,  $V_S$  = ±2.5 to ±6V,  $R_F$  =  $R_{IN}$  = 470 $\Omega$ ,  $R_L$  = 100 $\Omega$ .

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT	
DYNAMI	C PERFORMANCE						
	-3dB Bandwidth			90		MHz	
	0.1dB Bandwidth	$V_{S} = \pm 6V$		12		MHz	
	Slew Rate	V <sub>S</sub> = ±6V, 4V Step, 10-90%		135		V/µs	
	Rise and Fall Time	V <sub>S</sub> = 6V, 4V Step, 10-90%		23.5		ns	
DISTORT	ION and NOISE RESPONSE						
	2 <sup>nd</sup> Harmonic Distortion	$V_0 = 8.4 V_{PP}$ , f = 100 kHz, R <sub>L</sub> = 25 $\Omega$		-105		dBc	
		$V_0 = 8.4 V_{PP}, f = 1 MHz, R_L = 100\Omega$		-90		dBc	
	3 <sup>rd</sup> Harmonic Distortion	$V_0 = 8.4 V_{PP}$ , f = 100 kHz, R <sub>L</sub> = 25 $\Omega$		-110		dBc	
		$V_0 = 8.4 V_{PP}, f = 1 MHz, R_L = 100\Omega$		-87		dBc	
	Input Noise Voltage	f = 100 kHz		3.1		nV√Hz	
	Input Noise Current	f = 100 kHz		1.8		pA/√Hz	
INPUT C	HARACTERISTICS	- <u>-</u>					
V <sub>OS</sub>	Input Offset Voltage	$T_J = -40^{\circ}C$ to 125°C	-5.5	0.1	5.5	. <i>, ,</i>	
			-4	-0.2	4 n	mv	
I <sub>B</sub>	Input Bias Current	$T_{J} = -40^{\circ}C$ to 125°C		8	16	μA	
I <sub>OS</sub>	Input Offset Current	$T_{J} = -40^{\circ}C$ to 125°C	-2.1	0	2.1	μA	
CMVR	Common Voltage Range	$V_{S} = \pm 6V$	-6.0 -	-5.7 to 4.5	4.5	V	
CMRR	Common-Mode Rejection Ratio	$V_{\rm S} = \pm 6V, T_{\rm J} = -40^{\circ}C \text{ to } 125^{\circ}C$	150	7.5		μV/V	
TRANSF	ER CHARACTERISTICS	- <u>-</u>					
A <sub>VOL</sub>	Voltage Gain	$R_{L} = 1k, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	1.0	5		V/mV	
		$R_{L} = 25\Omega$ , $T_{J} = -40^{\circ}C$ to $125^{\circ}C$	0.67	3.4		V/mV	
Vo	Output Swing	$R_{L} = 25\Omega, V_{S} = \pm 6V$	-4.5	±4.8	4.5		
		$R_{L} = 25\Omega, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C,$ $V_{S} = \pm 6V$	-4.4	±4.8	4.4	V	
Vo	Output Swing	$R_{L} = 1k, V_{S} = \pm 6V$	-4.8	±4.8	4.8		
		$R_L = 1k$ , $T_J = -40^{\circ}C$ to $125^{\circ}C$ , $V_S = \pm 6V$	-4.7	±4.8	4.7	V	
I <sub>SC</sub>	Output Current <sup>(3)</sup>	$V_{O} = 0, V_{S} = \pm 6V$	350	525		mA	
		$V_{O} = 0, V_{S} = \pm 6V,$ $T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	260	600		mA	
POWER	SUPPLY				1		
I <sub>S</sub>	Supply Current/Amp	$V_{S} = \pm 6V$			8	~ ^	
		$V_{S} = \pm 6V$ , $T_{J} = -40^{\circ}C$ to $125^{\circ}C$		7.2	9	mA	
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5V$ to $\pm 6V$ , $T_J = -40^{\circ}C$ to $125^{\circ}C$	72	88.5		dB	

All limits are specified by testing, characterization or statistical analysis.
 Typical values represent the most likely parametric norm.
 Shorting the output to either supply or ground will exceed the absolute maximum T<sub>J</sub> and can result in failure.

LMH6672

SNOS957H-APRIL 2001-REVISED AUGUST 2014

www.ti.com

STRUMENTS

**EXAS** 

# 6.6 ±2.5V Electrical Characteristics

Unless otherwise specified, all limits are ensured for G = +2,  $V_S$  = ±2.5 to ±6V,  $R_F$  =  $R_{IN}$  = 470 $\Omega$ ,  $R_L$  = 100 $\Omega$ .

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT	
DYNAM	C PERFORMANCE		ľ		<sup>I</sup>		
	-3 dB Bandwidth			80		MHz	
	0.1 dB Bandwidth			12		MHz	
	Rise and Fall Time	2V Step, 10-90%		14		ns	
DISTOR	FION and NOISE RESPONSE				·		
	2 <sup>nd</sup> Harmonic Distortion	$V_0 = 2 V_{PP}$ , f = 100 kHz, R <sub>L</sub> = 25 $\Omega$		-96		dBc	
		$V_O = 2 V_{PP}$ , f = 1 MHz, R <sub>L</sub> = 100 $\Omega$		-85		dBc	
	3 <sup>rd</sup> Harmonic Distortion	$V_0 = 2 V_{PP}$ , f = 100 kHz, R <sub>L</sub> = 25 $\Omega$		-98		dBc	
		$V_0 = 2 V_{PP}$ , f = 1 MHz, R <sub>L</sub> = 100 $\Omega$		-87		dBc	
INPUT C	HARACTERISTICS						
V <sub>OS</sub>	Input Offset Voltage	$T_J = -40^{\circ}C$ to $125^{\circ}C$	-5.5		5.5		
V <sub>OS</sub> I			-4.0	0.02	4.0	mv	
IB	Input Bias Current	$T_J = -40^{\circ}C$ to $125^{\circ}C$		8.0	16	μA	
CMVR	Common-Mode Voltage Range		-2.5		1.0	V	
CMRR	Common-Mode Rejection Ratio	$T_J = -40^{\circ}C$ to $125^{\circ}C$	150	8		μV/V	
TRANSF	ER CHARACTERISTICS		-		·		
A <sub>VOL</sub>	Voltage Gain	$R_{L} = 25\Omega, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	0.67	3			
	MRR Common-Mode Rejection Ratio RANSFER CHARACTERISTICS <sub>/OL</sub> Voltage Gain	$R_{L} = 1k, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	1.0	4		v/mv	
OUTPUT	CHARACTERISTICS				<sup>1</sup>		
Vo	Output Voltage Swing	R <sub>L</sub> = 25Ω	1.20	1.45			
		$R_{L} = 25\Omega$ , $T_{J} = -40^{\circ}C$ to $125^{\circ}C$	1.10	1.35		V	
		$R_L = 1k$	1.30	1.60			
		$R_{L} = 1k, T_{J} = -40^{\circ}C \text{ to } 125^{\circ}C$	1.25	1.50			
POWER	SUPPLY		1				
I <sub>S</sub>	Supply Current/Amp				8.0		
		$\begin{array}{c c c c c c c c c c c c c c c c c c c $	6.7	9.0	mA		

All limits are specified by testing, characterization or statistical analysis.
 Typical values represent the most likely parametric norm.



## 6.7 Typical Performance Characteristics

Av = + 2V/V



# **Typical Performance Characteristics (continued)**







## **Typical Performance Characteristics (continued)**

Av = + 2V/V



# **Typical Performance Characteristics (continued)**







## **Typical Performance Characteristics (continued)**

Av = + 2V/V



# **Typical Performance Characteristics (continued)**













## LMH6672 SNOS957H – APRIL 2001 – REVISED AUGUST 2014

www.ti.com

# **Typical Performance Characteristics (continued)**







# 7 Detailed Description

# 7.1 Functional Block Diagram







## 8 Power Supply Recommendations

## 8.1 Thermal Management

The LMH6672 is a high-speed, high power, dual operational amplifier with a very high slew rate and very low distortion. For ease of use, it uses conventional voltage feedback. These characteristics make the LMH6672 ideal for applications where driving low impedances of 25 to 100  $\Omega$  such as xDSL and active filters.

A class AB output stage allows the LMH6672 to deliver high currents to low impedance loads with low distortion while consuming low quiescent supply current. For most op-amps, class AB topology means that internal power dissipation is rarely an issue, even with the trend to smaller surface mount packages. However, the LMH6672 has been designed for applications where high levels of power dissipation may be encountered.

Several factors contribute to power dissipation and consequently higher junction temperatures. These factors need to be well understood if the LMH6672 is to perform to specifications in all applications. This section will examine the typical application shown in Figure 44 as an example. Because both amplifiers are in a single package, the calculations are for the total power dissipated by both amplifiers.

There are two separate contributors to the internal power dissipation:

- 1. The product of the supply voltage and the quiescent current when no signal is being delivered to the external load.
- 2. The additional power dissipated while delivering power to the external load.

The first of these components appears easy to calculate simply by inspecting the data sheet. The typical quiescent supply current for this part is 7.2 mA per amplifier. Therefore, with a  $\pm 6$  volt supply, the total power dissipation is:

$$P_D = V_S \times 2 \times I_Q = 12 \times (14.4 \times 10^{-3}) = 173 \text{ mW}$$

where

• 
$$(V_S = V_{CC} + V_{EE})$$

(1)

With a thermal resistance of  $172^{\circ}$ C/W for the SOIC package, this level of internal power dissipation will result in a junction temperature (T<sub>J</sub>) of 30°C above ambient.

Using the worst-case maximum supply current of 18 mA and an ambient of 85°C, a similar calculation results in a power dissipation of 216 mW, or a  $T_J$  of 122°C.

This is approaching the maximum allowed T<sub>J</sub> of 150°C before a signal is applied. Fortunately, in normal operation, this term is reduced, for reasons that will soon be explained.

The second contributor to high  $T_J$  is the power dissipated internally when power is delivered to the external load. This cause of temperature rise is more difficult to calculate, even when the actual operating conditions are known.

To maintain low distortion, in a Class AB output stage, an idle current,  $I_Q$ , is maintained through the output transistors when there is little or no output signal. In the LMH6672, about 4.8 mA of the total quiescent supply current of 14.4 mA flows through the output stages.

Under normal large signal conditions, as the output voltage swings positive, one transistor of the output pair will conduct the load current, while the other transistor shuts off, and dissipates no power. During the negative signal swing this situation is reversed, with the lower transistor sinking the load current while the upper transistor is cut off. The current in each transistor will approximate a half wave rectified version of the total load current.

Because the output stage idle current is now routed into the load, 4.8 mA can be subtracted from the quiescent supply current when calculating the quiescent power when the output is driving a load.



(5)

#### www.ti.com

### **Thermal Management (continued)**

The power dissipation caused by driving a load in a DSL application, using a 1:2 turns ratio transformer driving 20 mW into the subscriber line and 20 mW into the back termination resistors, can be calculated as follows:

 $P_{DRIVER} = P_{TOT} - (P_{TERM} + P_{LINE})$ 

Where

- P<sub>DRIVER</sub> is the LMH6672 power dissipation
- P<sub>TOT</sub> is the total power drawn from the power supply
- P<sub>TERM</sub> is the power dissipated in the back termination resistors
- P<sub>LINE</sub> is the power sent into the subscriber line

• At full specified power,  $P_{TERM} = P_{LINE} = 20 \text{ mW}, P_{TOT} = V_S \times I_S$  (2)

In this application,  $V_S = 12V$ .

 $I_{S} = I_{Q} + A_{VG} |I_{OUT}|$ (3)  $I_{Q} = \text{the LMH6672 quiescent current minus the output stage idle current.}$ (4)

 $I_{0} = 14.4 - 4.8 = 9.6 \text{ mA}$ 

Average (A<sub>VG</sub>)  $|I_{OUT}|$  for a full-rate ADSL CPE application, using a 1:2 turns ratio transformer, is  $\sqrt{40 \text{ mW/50}} = 28.28 \text{ mA RMS}$ .

For a Gaussian signal, which the DMT ADSL signal approximates,  $A_{VG} |I_{OUT}| = \sqrt{27\pi \times I_{RMS}} = 22.6$  mA. Therefore,  $P_{TOT} = (22.6 \text{ mA} + 9.6 \text{ mA}) \times 12V = 386$  mW and  $P_{DRIVER}$  is 40 mW lower or 346 mW.

In the SOIC package, with a  $\theta_{JA}$  of 172°C/W, this causes a temperature rise of 60°C. With an ambient temperature at the maximum recommended 85°C, the T<sub>J</sub> is at 145°C, which is below the specified 150°C maximum.

Even if it is assumed that the absolute maximum  $I_S$  over temperature of 18 mA, when the  $I_Q$  is scaled up proportionally to 7 mA, the  $P_{DRIVER}$  only goes up by 17 mW causing a 62°C rise from ambient to 147°C.

Although very few CPE applications will ever operate in an environment as hot as 85°C, if a lower  $T_J$  is desired or the LMH6672 is to be used in an application where the power dissipation is higher, the SO PowerPAD (DDA) package provides a much lower  $R_{\theta JA}$  of only 58.6° C/W. Using the same  $P_{DRIVER}$  as above, we find that the temperature rise is only about 21°C, resulting in  $T_J$  of 106°C with 85°C ambient.

#### NOTE

Since the exposed PAD (or DAP) of the SO PowerPAD (DDA) package is internally floating, the footprint for DAP could be connected to ground plane in PCB for better heat dissipation.

# 9 Device and Documentation Support

# 9.1 Trademarks

All trademarks are the property of their respective owners.

# 9.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 9.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMH6672MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMH66 72MA	Samples
LMH6672MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMH66 72MA	Samples
LMH6672MR/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	LMH66 72MR	Samples
LMH6672MRX/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	LMH66 72MR	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



31-Jul-2014

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION



\*All dimensions are nominal



# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6672MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMH6672MRX/NOPB	SO Power PAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

31-Jul-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6672MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMH6672MRX/NOPB	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0

# DDA (R-PDSO-G8)

# PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD<sup> $\mathbb{N}$ </sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.





4206322-2/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



# DDA (R-PDSO-G8)

# PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD is a trademark of Texas Instruments.



# DDA0008A



# **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.



# **DDA0008A**

# EXAMPLE BOARD LAYOUT

# PowerPAD<sup>™</sup> SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site. 7.
- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004). 8.
- Size of metal pad may vary due to creepage requirement.
  Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **DDA0008A**

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.

![](_page_26_Picture_8.jpeg)

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE

![](_page_27_Figure_3.jpeg)

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.

![](_page_27_Picture_9.jpeg)

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconn	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated